Search Help
Documentation
Toggle navigation
Documentation Home
HDL Coder
Examples
Blocks and Other Reference
Release Notes
PDF Documentation
HDL Code Generation from Simulink
Verification
Verification Basics
HDL Test Bench
FPGA-in-the-Loop
Cosimulation
HDL Test Bench
Generate HDL test bench for simulation
Functions
makehdltb
Generate HDL test bench from model or subsystem
Properties
UseFileIOInTestBench
Specify whether to use data files for reading and writing test bench stimulus and reference data
Topics
Test Bench Generation
How HDL test bench generation works
Was this topic helpful?
HDL Coder Documentation
Examples
Blocks and Other Reference
Release Notes
PDF Documentation
Other Documentation
MATLAB
Simulink
HDL Verifier
Fixed-Point Designer
Vision HDL Toolbox
DSP System Toolbox
Documentation Home
Support
MATLAB Answers
Installation Help
Bug Reports
Product Requirements
Software Downloads