Search Help

Examples

Examples Home
HDL Coder

On this page
MATLAB Examples
Simulink Examples
Single Precision Floating Point Examples
Hardware-Software Codesign Workflow Examples

Documentation
Blocks
Functions
Properties
Classes
System Objects
Apps
Release Notes

HDL Coder Examples

MATLAB Examples

Tutorials

Getting Started with MATLAB to HDL Workflow

Basic HDL Code Generation with the Workflow Advisor

Generating Modular Code for Functions

Working with Fixed-Point Code

Generate HDL Code from MATLAB Code Using the Command Line Interface

System Design with HDL Code Generation from MATLAB and Simulink

Generate Xilinx System Generator for DSP Black Box from MATLAB HDL Design

Float to Fixed Tutorials

Floating-Point to Fixed-Point Conversion

Fixed-Point Type Conversion and Refinement

Working with Generated Fixed-Point Files

Fixed-Point Type Conversion and Derived Ranges

Generate HDL-compatible lookup table function replacements using 'coder.approximate'

Generate HDL code from MATLAB functions using automated lookup table generation

System Objects

HDL Code Generation from System Objects

Model State with Persistent Variables and System Objects

HDL Code Generation from hdl.RAM System Object

HDL Code Generation from A Non-Restoring Square Root System Object

HDL Code Generation from Viterbi Decoder System Object

Optimizations

Distributed Pipelining for Clock Speed Optimization

Map Matrices to Block RAMs to Reduce Area

Resource Sharing of Multipliers to Reduce Area

Loop Streaming to Reduce Area

Constant Multiplier Optimization to Reduce Area

Workflow

Getting Started with FPGA Turnkey Workflow

Signal Processing

LMS Filter: Noise Cancellation

Bisection Algorithm to Calculate Square Root of an Unsigned Fixed-Point Number

Communications

Timing Offset Estimation

Data Packetization

Transmit and Receive FIFO

Image Processing

Accelerate a Pixel-Streaming Design Using MATLAB Coder

Enhanced Edge Detection from Noisy Color Video

Corner Detection

Adaptive Median Filter

Contrast Adjustment

Image Enhancement by Histogram Equalization

Image Format Conversion: RGB to YUV

High Dynamic Range Imaging

Simulink Examples

Modeling

CORDIC Algorithm Using Simulink® Blocks

CORDIC Algorithm Using the MATLAB® Function Block

Getting Started with RAM and ROM in Simulink®

Hardware Design Patterns Using the MATLAB Function Block

HDL Verifier Cosimulation Model Generation in HDL Coder™

Using Multiple Clocks in HDL Coder™

Using the State Control block to generate more efficient code with HDL Coder™

Resettable Subsystem Support in HDL Coder™

Optimizations

Distributed Pipelining: Speed Optimization

Streaming: Area Optimization

Resource Sharing For Area Optimization

Resource Sharing and Streaming with Oversampling Constraints

Delay Balancing and Validation Model Workflow In HDL Coder™

Control the Scope of Delay Balancing

Clock Rate Pipelining

Workflow

FPGA Floating-Point Library IP Mapping

Using Altera DSP Builder Advanced Blockset with HDL Coder

Using Xilinx System Generator for DSP with HDL Coder

Getting Started with the HDL Workflow Command-Line Interface

Signal Processing

Generate HDL Code for Programmable FIR Filter

Generate HDL Code for Multichannel FIR Filter

Using the Minimum Resource HDL FFT

Communications

IEEE 802.11 WLAN - HDL Optimized Beacon Frame Receiver with Captured Data

HDL Optimized QAM Transmitter and Receiver

HDL Implementation of LTE OFDM Modulator and Detector

HDL Optimized QPSK Transmitter

HDL Optimized QPSK Receiver with Captured Data

HDL Code Generation for Viterbi Decoder

Image Processing

Gamma Correction

Histogram Equalization

Edge Detection and Image Overlay

Edge Detection and Image Overlay with Impaired Frame

Noise Removal and Image Sharpening

Multi-Zone Metering

Image Reconstruction Using the MATLAB Function Block

Motor Control

Field-Oriented Control of a Permanent Magnet Synchronous Machine

Single Precision Floating Point Examples

Single Precision Floating Point Example: Field-Oriented Control Algorithm

Hardware-Software Codesign Workflow Examples

Tutorials

Getting Started with Hardware-Software Co-Design Workflow for Xilinx Zynq Platform

Getting Started with Hardware-Software Co-Design Workflow for Altera SoC Platform

Save Target Hardware Settings in Model

Define and Register Custom Board and Reference Design for SoC Workflow

Getting Started with AXI4-Stream Interface in Zynq Workflow

Getting Started with AXI4-Stream Video Interface in Zynq Workflow

IP Core Generation

Using IP Core Generation Workflow from MATLAB: LED Blinking

Using IP Core Generation Workflow from Simulink: LED Blinking

Using IP Core Generation Workflow with Xilinx FPGA Boards: Xilinx Kintex-7 KC705

Using IP Core Generation Workflow with Altera FPGA Boards: Arrow DECA MAX 10 FPGA evaluation kit

Verification

Debug a Zynq Design Using HDL Coder and Embedded Coder

© 1994-2016 The MathWorks, Inc.

Terms of Use
Patents
Trademarks
Acknowledgments