Search Help
Documentation
Toggle navigation
Documentation Home
HDL Coder
Examples
Blocks and Other Reference
Release Notes
PDF Documentation
HDL Code Generation from MATLAB
MATLAB Algorithm Design
Fixed-Point Conversion
Code Generation
Verification
HDL Test Bench
FPGA-in-the-Loop
Cosimulation
Deployment
Speed and Area Optimization
Verification
Simulation and verification of generated HDL code, FPGA-in-the-loop
HDL Test Bench
Simulate HDL test bench
FPGA-in-the-Loop
Test design in hardware (requires HDL Verifier™)
Cosimulation
HDL cosimulation with MATLAB
®
(requires HDL Verifier)
Was this topic helpful?
HDL Coder Documentation
Examples
Blocks and Other Reference
Release Notes
PDF Documentation
Other Documentation
MATLAB
Simulink
HDL Verifier
Fixed-Point Designer
Vision HDL Toolbox
DSP System Toolbox
Documentation Home
Support
MATLAB Answers
Installation Help
Bug Reports
Product Requirements
Software Downloads