Settings

'Enable output port'

Default: 'ce_out'

Specify the name for the generated clock enable output port as a character vector.

A clock enable output is generated when the design requires one.

Set or View This Property

To set this property, use hdlset_param or makehdl. To view the property value, use hdlget_param.